

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 07/06/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/517,700 12/13/2004		Manfred Kirschner	3151	8611
75	90 07/06/2006		EXAMINER	
Striker Striker & Stenby 103 East Neck Road			WASHBURN, DOUGLAS N	
Huntington, NY 11743			ART UNIT	PAPER NUMBER
			2863	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applica	ition No.	Applicant(s)					
Office Action Summary		10/517	,700	KIRSCHNER ET	AL.				
		Examin	ier	Art Unit					
		Douglas	s N. Washburn	2863					
Period fo	- The MAILING DATE of this communic Reply	cation appears on t	the cover sheet w	vith the correspondence a	ddress				
WHIC - Extens - after S - If NO - Failure Any re	DRTENED STATUTORY PERIOD FOR HEVER IS LONGER, FROM THE MASSIONS of time may be available under the provisions of BIX (6) MONTHS from the mailing date of this commuperiod for reply is specified above, the maximum state to reply within the set or extended period for reply uply received by the Office later than three months and patent term adjustment. See 37 CFR 1.704(b).	AILING DATE OF of 37 CFR 1.136(a). In no unication. Utory period will apply and will, by statute, cause the a	THIS COMMUN event, however, may a d will expire SIX (6) MO application to become A	CATION. reply be timely filed NTHS from the mailing date of this BANDONED (35 U.S.C. § 133).	,				
Status									
1)	Responsive to communication(s) filed	d on 13 December	2004.						
<i>,</i> —	•	b)⊠ This action is							
,	,—								
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Dispositio	on of Claims		•						
4)⊠	4)⊠ Claim(s) <u>1-13</u> is/are pending in the application.								
4	4a) Of the above claim(s) is/are withdrawn from consideration.								
5)	5) Claim(s) is/are allowed.								
6)⊠	S)⊠ Claim(s) <u>1-5 and 11-13</u> is/are rejected.								
7)🖂	Claim(s) <u>6-10</u> is/are objected to.								
8)[8) Claim(s) are subject to restriction and/or election requirement.								
Application	on Papers								
9)🖾 🗆	The specification is objected to by the	Examiner.	•						
10)⊠ The drawing(s) filed on <u>13 December 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.									
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).									
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority u	nder 35 U.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 									
2) Notice 3) Inform	(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (P [*] nation Disclosure Statement(s) (PTO-1449 or I No(s)/Mail Date <u>13 December 2004</u> .		Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (P [*]	TO-152)				

DETAILED ACTION

Specification

The abstract of the disclosure is objected to because it exceeds one paragraph. Correction is required. See MPEP § 608.01(b) [R-3] (c).

Claim Objections

2 Claim 13 are objected to because of the following informalities:

Claim 13 recites, in part, "The program code as recited in claim 11, ..." lacks antecedance. Correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 13 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim Rejections - 35 USC § 101

4 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Claim 12 is rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. Claim 12 recites, "A computer program for an electronic circuit for detecting measured values, characterized by a program code, which is suitable for carrying out the method as recited in claim 11 when it is executed by a computing unit, in particular a microcontroller in a control unit." See MPEP 2106 V B (1) (b). Examiner further suggests

http://www.uspto.gov/web/offices/com/sol/og/2005/week47/patgupa.htm

.Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless – (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-5 and 11-13 are rejected under 35 U.S.C. 102(b) as being anticipated by Kerth et al. (US 5,172,115) (Hereafter referred to as Kerth).

Kerth teaches:

At least one sensor unit (110) (transducer; column 3, line 29)) for generating an analog measurement signal (analog input; column 3, line 38), which represents a measured quantity (applied force or temperature; column 3, line 32) detected by the sensor unit in regard to claim 1;

A signal detecting unit (120) (ratiometric converter; column 4, line 20; figure 2) with a first analog/digital converter (121) (A/D converter; column 4, lines 25 and 26; figure 2, element 36) for digitizing the analog measurement signal (column 4, line33 and 34) in regard to claim 1;

A voltage supply unit (130) (V_{REFi}; column 4, line 55; figure 2, element V_{REFi}) that has a first voltage source (132) (V_{REF}; column 4, line 55; figure 2, element V_{REFi}) for producing a first supply voltage (VS1) (V_{REFi}; column 4, line 55; figure 2, element V_{REFi}) with an imprecision x1 (V_{OFF1}; column 4, lines 45 and 46; figure 2, element 22) for the sensor unit (110) and has a second voltage source (134) (V_{REF}; column 4, line 53; figure 2, element V_{REF}) for producing a second supply voltage (VS2) (V_{REF}; column 4, line 53; figure 2, element V_{REF}) with an imprecision x2 (V_{OFF2}; column 4, lines 23 and 24; figure 2, element 24) for the signal detecting unit (120), the imprecisions x1 (V_{OFF1}; column 4, lines 45 and 46; figure 2, element 22), x2 (V_{OFF2}; column 4, lines 23 and 24; figure 2, element 24) being transmitted to the measurement signal, wherein the signal detecting unit (120) (ratiometric converter; column 4, line 20; figure 2) has a correction unit (127) (column 4, lines 58-64; figure 2, elements 36, 38, 48 and 50) that compensates for the effects of the imprecisions x1 (V_{OFF1}; column 4, lines 45 and 46; figure 2, element 22) and/or x2 (V_{OFF2}; column 4, lines 23 and 24; figure 2, element 24) on the digitized measurement signal in response to a digitized voltage signal (U) (DV_{REF}; column 4, lines 58 and 59; figure 2, element DV_{REF}) representing the imprecision x1 (V_{OFF1} ; column 4, lines 45 and 46; figure 2, element 22) of the first supply voltage, and emits a compensated digitized measurement signal (M) (D_{OUT}; column 5, lines 24 and 25; figure 2, element D_{OUT}) resulting from the compensation in regard to claim 1;

A first memory element (127a) (offset register 80; column 6, line 42; figure 3, element 80) for storing output values of the first analog/digital converter (121) (A/D converter; column 4, lines 25 and 26; figure 2, element 36) in regard to claim 2;

A second memory element (127b) (offset register 86; column 6, line 48; figure 3, element 86) for storing values of the digitized voltage signal (U) (DV_{REF}; column 4, lines 58 and 59; figure 2, element DV_{REF}) in regard to claim 2;

Page 5

A normalization unit (127d) (calibration control blocks; column 6, lines 51 and 52; figure 3, elements 82 and 88) for generating a normalization factor (N) (γ_{CALG} ; column 5, line 19; figure 4, element γ_{CALG}), which is derived from the contents of the two memory elements (127a, 127b) and represents a complement to the imprecisions x1 and/or x2 in regard to claim 2;

A multiplying unit (127c) (multiplication block; column 5, lines 16 and 17; figure 4, element 60) for generating the compensated digitized measurement signal (M) (D_{OUT} ; column 5, lines 24 and 25; figure 2, element D_{OUT}) by multiplying the contents of the first memory element (127a) (offset register 80; column 6, line 42; figure 3, element 80) by the normalization factor N (γ_{CALG} ; column 5, line 19; figure 4, element γ_{CALG}), with a delay element (127e) that delays the supplying of the content of the first memory element to the multiplying unit (127c) (multiplication block; column 5, lines 16 and 17; figure 4, element 60) by the amount of time (calibration cycle; column 6, lines 52 and 53) that it takes to calculate the normalization factor N (γ_{CALG} ; column 5, line 19; figure 4, element γ_{CALG}) in regard to claim 2;

The normalization unit (127d) (calibration control blocks; column 6, lines 51 and 52; figure 3, elements 82 and 88) calculates the normalization factor N (γ_{CALG} ; column 5, line 19; figure 4, element γ_{CALG}) as follows: N = content of the first memory element/content of the second memory element (column 6, lines 51-59) in regard to claim 3;

If the first supply voltage (VS1) (V_{REFi} ; column 4, line 55; figure 2, element V_{REFi}) is greater than the second supply voltage (VS2) (V_{REF} ; column 4, line 53; figure 2, element V_{REF}) is characterized by:

A first voltage divider circuit (R1, R2) (ratiometric operation block; column 5, lines 9 and 10; figure 2, element 52) for generating the voltage signal (U) (DV_{REF}; column 4, lines 58 and 59; figure 2, element DV_{REF}), which represents the imprecision x1 (V_{OFF1}; column 4, lines 45 and 46; figure 2, element 22) of the first supply voltage (VS1) (V_{REFi}; column 4, line 55; figure 2, element V_{REFi}), through division of the first supply voltage (VS1) (V_{REFi}; column 4, line 55; figure 2, element V_{REFi}), preferably in a ratio such that the voltage signal (U) (DV_{REF}; column 4, lines 58 and 59; figure 2, element DV_{REF}) corresponds quantitatively to the second supply voltage (VS2) (V_{REF}; column 4, line 53; figure 2, element V_{REF}) in regard to claim 4;

A second analog/digital converter (122) (A/D converter; column 4, lines 25 and 26; figure 2, element 38) that is operated with the second supply voltage (VS2) (V_{REF} ; column 4, line 53; figure 2, element V_{REF}) and is for digitizing the voltage signal (U) (DV_{REF}; column 4, lines 58 and 59; figure 2, element DV_{REF}), the second analog/digital converter (122) (A/D converter; column 4, lines 25 and 26; figure 2, element 38) being preferably associated with the signal detecting unit (120) in regard to claim 4;

A second signal detecting unit (120') that is operated with the first supply voltage (VS1) (V_{REFi}; column 4, line 55; figure 2, element V_{REFi}) and includes a third analog/digital converter (122') that digitizes the second supply voltage (VS2) (V_{REF}; column 4, line 53; figure 2, element V_{REF}) to generate the voltage signal (U) (DV_{REF}; column 4, lines 58 and 59; figure 2, element DV_{REF}), which represents the imprecision x1 of the first supply voltage (VS1) (V_{REFi}; column 4, line 55; figure 2, element V_{REFi}), the third analog/digital converter (122') likewise being operated with the first supply voltage (VS1) (V_{REFi}; column 4, line 55; figure 2, element V_{REFi}) in regard to claim 5;

A method for operating an electronic circuit for detecting measured values as recited in claim 1 (ratiometric converter; column 4, line 20; figure 2), in particular for operating its correction unit (column 4, lines 58-64; figure 2, elements 36, 38, 48 and 50) to compensate for imprecisions x1 (V_{OFF1}; column 4, lines 45 and 46; figure 2, element 22) and/or x2 (V_{OFF2}; column 4, lines 23 and 24; figure 2, element 24) in a digitized measurement signal in regard to claim 11;

Storage of a value of the digitized measurement signal (M) (D_{OUT} ; column 5, lines 24 and 25; figure 2, element D_{OUT}) at time n in regard to claim 11;

Storage of a value at time n (calibration cycle; column 6, lines 52 and 53) of a voltage signal (U) (DV_{REF}; column 4, lines 58 and 59; figure 2, element DV_{REF}) that represents the imprecision x1 (V_{OFF1}; column 4, lines 45 and 46; figure 2, element 22) of a first supply voltage (VS1) (V_{REFi}; column 4, line 55; figure 2, element V_{REFi}) in regard to claim 11;

Calculation of a normalization factor N (γ_{CALG} ; column 5, line 19; figure 4, element γ_{CALG}) by dividing the value of the digitized measurement signal at time n (calibration cycle; column 6, lines 52 and 53) by the value of the voltage signal (U) (DV_{REF}; column 4, lines 58 and 59; figure 2, element DV_{REF}) at time n (calibration cycle; column 6, lines 52 and 53) in regard to claim 11;

Generation of a compensated digital measurement signal (M) (D_{OUT} ; column 5, lines 24 and 25; figure 2, element D_{OUT}) by multiplying the normalization factor N (γ_{CALG} ; column 5, line 19; figure 4, element γ_{CALG}) by the value of the digitized measurement signal at time n (calibration cycle; column 6, lines 52 and 53) in regard to claim 11;

A computer program (algorithm; column 5, line 5) for an electronic circuit for detecting measured values, characterized by a program code, which is suitable for carrying out the method as recited in claim 11 when it is executed by a computing unit, in particular a microcontroller (controller; column 11, line 12) in a control unit in regard to claim 12; (for purpose of examination examiner interprets a computer program as a computer program stored on computer readable medium)

Page 8

And the program code is stored on a data medium that is readable by a computer (register; column 5, line 14; figure 2, element 58) in regard to claim 13. (for purpose of examination examiner interprets a computer program as a computer program stored on computer readable medium)

Allowable Subject Matter

6 Claims 6-10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is an examiner's statement of reasons for allowance:

Claim 6 recites, in part, "the sensor unit (110) has a characteristic curve limitation unit (112) for limiting the output voltage of the sensor unit (110) to the level of the second supply voltage (VS2)". This feature in combination with the remaining claimed structure avoids the prior art of record.

Claim 7 recites, in part, "a second voltage divider circuit (140', 140", and 140") for dividing the measurement signal generated by the sensor unit (110) before it is output to the first analog/digital converter (121)". This feature in combination with the remaining claimed structure avoids the prior art of record.

Application/Control Number: 10/517,700

Art Unit: 2863

Claim 8 recites, in part, "the second voltage divider circuit (140') has a voltage divider (R3', R4') connected between the output of the sensor unit (110) and ground, with a pickup point (142') that is connected to the input of the first analog/digital converter (121) of the signal detecting unit (120)". This feature in combination with the remaining claimed structure avoids the prior art of record.

Claim 9 recites, in part, "the second voltage divider circuit (140") has a pull-down impedance (R5") connected between the output of the sensor unit (110) and ground and, parallel to this, has a voltage divider (R3" R4") with a pickup point (142") that is connected to the input of the first analog/digital converter (121)". This feature in combination with the remaining claimed structure avoids the prior art of record.

Claim 10 recites, in part, "the second voltage divider circuit (140") has a pull-up resistance (R5") connected between the output of the sensor unit (1 10) and the first supply voltage (VS1) (V_{REFi}; column 4, line 55; figure 2, element V_{REFi}) and has a voltage divider (R3" R4") connected between the output of the sensor unit (110) and ground, with a pickup point (142") that is connected to the input of the first analog/digital converter (121) of the signal detecting unit (120)". This feature in combination with the remaining claimed structure avoids the prior art of record.

It is these limitations, which are not found, taught or suggested in the prior art of record, and are recited in the claimed combination that makes these claims allowable over the prior art.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Douglas N. Washburn whose telephone number is (571) 272-2284. The examiner can normally be reached on Monday through Thursday 6:30 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John E. Barlow can be reached on (571) 272-2269. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

MICHAEL NOTHER

DNW